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Abstract
In order to support the continuous growth of transmission capacity demand, optical packet switching technology
is emerging as a strong candidate, promising to allow fast dynamic allocation of WDM channels, combined with
a high degree of statistical resource sharing. This work addresses the design of optical switch architectures, based
on previous proposals available in the technical literature that use an arrayed waveguide grating (AWG) device
to route packets. Since the port number of currently available AWGs is a limiting factor, we propose two new
modiﬁed structures which better exploit the switching capability of this component in the wavelength domain.
Since a limited hardware complexity is a key requirement for all-optical switches, due to the high cost of optical
components, these different node conﬁgurations are compared in terms of complexity. Trafﬁc performance of these
new structures in a full optical packet switching scenario is also examined.
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I
N the latest years telecommunication networks have been demanding an unprecedented, dramatic
increase of capacity, fostered mostly by the exponential growth of Internet users and by the introduc-
tion of new broadband services. The IP architecture is being seen as the unifying paradigm for a variety
of services and for making real the Broadband Integrated Services Digital Network (B-ISDN).
In order to face this challenge, considerable research is currently devoted to the design of IP fully-
optical backbone networks, which will provide the possibility of overcoming the capacity bottleneck of
classical electronic-switched networks.
A single optical ﬁber offers a potentially huge transmission capacity: just in the third wavelength
window, tens of Terahertz are there to be mined, if only we could be able to exploit such tremendous
bandwidth with adequate technology. In the last ten years, optical Dense Wavelength Division Multiplex-
ing (DWDM) has been developed, bringing commercial systems which provide impressive transmission
capacities: one Terabit per second per ﬁber, over distances on the order of 100 km, are feasible today
with off-the-shelf components.
Moreover, recently DWDM has evolved to support some network functions as circuit routing and
wavelength conversion and assignment. In WDM-routed networks, a wavelength is assigned to each
connection in such a way that all trafﬁc is handled in the optical domain, without any electrical processing
on transmission.
Unfortunately, optical devices used in market equipment are not mature enough to meet packet-by-
packet operation requirements yet. An interesting solution which tries to represent a balance between
circuit switching low hardware complexity and packet switching efﬁcient bandwidth utilization is the
optical burst switching ([1], [2] and [3]). In an optical burst switching system, the basic units of data
transmitted are bursts, made up of multiple packets, which are sent after control packets, carrying routing
information, whose task is to reserve electronically the necessary resources on the intermediate nodes of
the transport network.
Such operation results in a lower average processing and synchronization overhead than optical packet3
switching, since packet-by-packet operation is not required. However packet switching has a higher degree
of statistical resource sharing, which leads to a more efﬁcient bandwidth utilization in a bursty, IP-like,
trafﬁc environment.
We address here the long-term view of a full packet switching network performing IP packet transport,
in which optical operations are performed as much as possible exploiting the currently available optical
device technology. Apparently most of the operations related to the packet header processing needs to be
done in the electronic domain. This paper deals with the architecture of an optical packet switching node
ﬁrst proposed in [4][5], which is equipped with a ﬁber delay line stage used as an input buffer for optical
packets. Two new alternative structures of the switching core of the node, which exploit the routing in
the wavelength domain inherently available in the switching components being used, are described.
The paper is organized as follows. Sections II and III describe the optical network architecture we
envision and the proposed architecture of an optical packet switching node. Section IV provides a
comparison of the different solutions in terms of node complexity and trafﬁc performance.
II. NETWORK ARCHITECTURE
The architecture of the optical transport network we propose consists of M = 2m optical packet-
switching nodes, each denoted by an optical address made of m = log2 M bits, which are linked together
in a mesh-like topology. A number of edge systems (ES) interfaces the optical transport network with IP
legacy (electronic) networks (see Fig. 1).
The transport network operation is asynchronous; that is, packets can be received by nodes at any instant,
with no time alignment. The internal operation of the optical nodes, on the other hand, is synchronous
or slotted, since the behavior of packets in an unslotted node is less regulated and more unpredictable,
resulting in a larger contention probability.
An ES receives packets from different electronic networks and performs optical packets generation. The
optical packet is composed of a simple optical header, which comprises the m-bit destination address,
and of an optical payload made of a single IP packet or, alternatively, of an aggregate of IP packets. The4
optical packets are then buffered and routed through the optical transport network to reach their destination
ES, which delivers the trafﬁc it receives to its destination electronic networks. At each intermediate node
in the transport network, packet headers are received and electronically processed, in order to provide
routing information to the control electronics, which will properly conﬁgure the node resources to switch
packet payloads directly in the optical domain.
Header and payload of a packet are transmitted serially, as shown in Fig. 2, where header duration is
equal to TH and payload duration to TP. At each switching node the optical header is read, dropped and
regenerated at the node output; therefore, guard times (TG) are needed in order to avoid payload/header
superposition, due to clock jitter in the transmission phase. Hence, the total overhead time is equal to
TOH = TH + 2TG. Both header and payload are assumed to be transmitted at 10 Gb/s rate, which is
compatible with current transmission technology.
Two critical parameters must be considered when dimensioning TH and TG: the maximum header
processing time (Tproc) and the switching time of the slowest switching element (Tsw) in the node
(see Sec. III). During header processing time, the node decodes the optical header and processes the
carried information, performing packet routing and contentions resolution (as explained later). In order
to compensate this processing time, a delay line should be inserted at each node input, delaying all
incoming payloads by a Tproc interval, so that payloads enter the node when all header processing has
been performed. Finally, considering that the optical header is dropped at the node input, the silence
between two consecutive payloads is equal to TOH and so it will be necessary that TOH > Tsw.
Given these considerations, an overhead time TOH = 8 ns has been chosen, with header duration
TH = 6 ns and guard times TG = 1 ns. Thus an 8 ns interval is available to perform switching, and a
10 bit jitter at 10 Gb/s is tolerated in header regeneration. Moreover, this value of TH implies a 60 bit
header. In [6] a 10 Gb/s optical packet receiver is demonstrated, using a 40 bit-long preamble. Therefore,
the remaining 20 bits will carry packet information: 5 bits are reserved for packet length (expressed in
time-slots, for a maximum value of 25  1 = 31 time-slots), and the remaining 15 bits for the destination5
ES address (up to a maximum of 215 edge-systems). Supporting more information in the packet header,
such as time stamping, optical priority labels, etc, is outside the scope of this paper.
We chose a slot duration (T) equal to the time duration of an optical packet whose payload consists
of the smallest TCP/IP packet (i.e. 320 bits, the size of an IP packet carrying a TCP acknowledgment).
Time-slot duration is therefore equal to T = TOH + 32 ns = 40 ns. Owing to our assumption of slotted
operation, it takes a number
l
TOH+TP
T
m
of slots to switch (and transmit) an optical packet with overhead
time TOH and payload time TP. Fig. 3 shows the case of an IP packet engaging two slots. Note that,
under these assumptions, a 1500-byte packet (i.e. the maximum Ethernet payload length) will ﬁll in a
31 time-slot long optical packet. Since a small trafﬁc fraction is composed of longer packets in current
IP networks (see [7]), most of the electronic information units will not need to be segmented in order
to travel through the optical network. A more accurate choice of the time-slot duration is left for further
study, when detailed and accurate trafﬁc models will be considered.
III. NODE ARCHITECTURE
The general architecture of a network node is shown in Fig. 4. It consists of three stages: a ﬁrst stage of
channel demultiplexing, a second stage of switching and a third stage of channel multiplexing. The node
is fed by N incoming ﬁbers each having W wavelengths. In the ﬁrst stage the incoming ﬁber signals are
demultiplexed and G wavelengths from each input ﬁber are fed into each one of the W=G second-stage
switching planes, which constitute the switching fabric core. Once signals have been switched in one
of the parallel planes, packets can reach every output port through multiplexing carried out in the third
stage using any of the G wavelengths that are directed to each output ﬁber. We note that the number of
inlets of each third-stage multiplexer varies, depending on the speciﬁc structure of the switching planes.
Wavelength conversion must be used for contention resolution, since at most G packets can be concurrently
transmitted by each second-stage plane on the same output link.
The detailed structure of one of the W=G parallel switching planes is presented in Fig. 5. It consists
of three main blocks: an input synchronization unit, as the node is slotted and incoming packets need to6
be slot-aligned, a ﬁber delay lines unit, used to store packets for contention resolution, and a switching
matrix unit, adopted to achieve the switching of signals.
These three blocks are all managed by an electronic control unit which carries out the following tasks:
 optical packet header recovery and processing;
 managing the synchronization unit in order to properly set the correct path through the synchronizer
for each incoming packet;
 managing the tunable wavelength converters inside the delay unit and in the switching matrix, in
order to properly delay and route incoming packets.
One electronic control unit is implemented in each switching plane and, since at each plane output packets
are transmitted using one of the G input wavelengths, the controllers’ job is carried out in a completely
parallel and independent way.
A. Synchronization Unit
This unit consists of a series of 2  2 optical switches interconnected by ﬁber delay lines of different
lengths. These are arranged in a way that, depending on the particular path set through the switches,
the packet can be delayed for a variable amount of time, ranging between tmin = 0 and tmax =
2(1   (1=2)n+1)  T, with a resolution of T=2n, where T is the time slot duration and n the number of
delay line stages.
The synchronization is achieved as follows: once the packet header has been recognized and packet
delineation has been carried out, the packet start time is identiﬁed and the control electronics can calculate
the necessary delay and conﬁgure the correct path of the packet through the synchronizer.
Due to the fast reconﬁguration speed needed, fast 22 switching devices, such as 22 semiconductor
optical ampliﬁer (SOA) switches [8] that have a switching time in the nanosecond range, must be used.7
B. Fiber Delay Lines Unit
After packet alignment has been carried out, the routing information carried by the packet header allows
the control electronics to properly conﬁgure a set of tunable wavelength converters (TWC), in order to
deliver each packet to the correct delay line to resolve contentions. An optical packet can be stored for a
time slot, with a 40 ns duration, in about 8 meters of ﬁber at 10 Gbps. To achieve wavelength conversion
several devices are available [9], [10], [11].
The delay lines are used as an optical scheduler. This policy uses the delay lines in order to schedule
the transmission of the maximum number of packets onto the correct output link. This implies that an
optical packet P1, entering the node at time T from the i-th WDM input channel, can be transmitted after
an optical packet P2, entering the node on the same input channel at time T, being  > . For example,
suppose that packet P1, of duration l1T, must be delayed for d1 time slots, in order to be transmitted onto
the correct output port. This packet will then leave the optical scheduler at time ( +d1)T. So, if packet
P2, of duration l2T, has to be delayed for d2 slots, it can be transmitted before P1 if  +d2 +l2 < +d1
since no collision will occur at the scheduler output. Previous works considered the employment of optical
FIFO buffering, but optical scheduling obviously resulted a better choice. The reader is referred to [4]
for a deeper analysis of this topic.
Given the maximum achievable delay Dmax slot, for each switch input Dmax+1 delay lines are needed,
with delays growing from 0 to Dmax. Moreover, NW multiplexers and demultiplexers with Dmax + 1
input and output ports are needed to perform packet buffering.
C. Switching Matrix
Once packets have crossed the ﬁber delay lines unit, they enter the switching matrix stage in order
to be routed to the desired output port. This is achieved using a set of tunable wavelength converters
combined with an arrayed waveguide grating (AWG) wavelength router [12].
The AWG is used as it gives better performance than a normal space switch interconnection network,8
as far as insertion losses are concerned. This is due to the high insertion losses of all the high-speed all-
optical switching fabrics available at the moment, that could be used to build a space switch interconnection
network. Commercially available 40 channel devices have a channel spacing of 100 Ghz and show an
insertion loss of less than 7.5 dB [13].
Three different structures are proposed for the realization of this stage, referred to as structure (a), (b)
and (c). In the following sections we will consider single plane structures, that is W = G, in which the
switching matrix has NW inlets and NW outlets. The extension to multi-plane nodes is easily achieved
for the ﬁrst two structures by selecting W 0 = W=G. The third structure will require further considerations.
1) Structure (a): The simplest switching matrix structure, ﬁrst proposed in [4], is shown in ﬁgure 6.
It consists of 2NW tunable wavelength converters and an AWG with size NW NW. Only one packet
is routed to each AWG outlet and this packet must ﬁnally be converted to one of the wavelengths used
in the WDM channel, paying attention to avoid contention with other packets of the same channel. This
solution is therefore Strict Sense Non-Blocking.
2) Structure (b): In order to reduce the number of planes of the node and thus to better exploit the
channel grouping effect (i.e. the sharing of different channels for transmitting a large number of packets,
the load per channel being constant) more than one packet can be routed in each AWG inlet; apparently the
packets sharing the same input must be transmitted on different wavelengths. The structure of the AWG,
in fact, is such that different wavelengths entering the same input port will emerge on different output
ports, as shown in ﬁgure 7 in the case of four incoming and outgoing ﬁber channels, each supporting
four wavelengths.
In the switching matrix structure illustrated in ﬁgure 8, up to k different packets are sent to the same
AWG inlet using different wavelengths. A simple node design requires k to be an integer that divides
W. From AWG input port i, the output channel j can be reached by W=k different packets, since there
are exactly W=k AWG outlets connected to that channel. During each time slot, up to W packets can
be routed to the same AWG outlet using different wavelengths. Hence, demultiplexers are needed to9
split the different signals and to route them to the last stage of wavelength converters. If k  W=k, no
contention can happen in the multiplexing stage, so this structure behaves exactly as a structure (a) with
size NW  NW. On the other hand, when k > W=k, events of packet blocking occur, considering the
fact that W=k paths are available to reach a tagged output for up to k packets per inlet. So, when more
than W=k packet in the same AWG inlet are destined to the same output channel, a contention happens,
even if the total number of packets addressed to that output is smaller than W.
3) Structure (c): Node structure (b) can be simpliﬁed by selecting k = N, so that each AWG input
can receive up to N packets using different wavelengths. Therefore, the number of AWG inlets is now
exactly W. In this last structure the last TWC stage isn’t needed anymore, provided the employed AWG
works on the same wavelengths used in the outgoing ﬁbers. In fact, if the electronic controller takes care
of avoiding wavelength contention between AWG outlets connected to the same output channel, packets
are ready to be transmitted as soon as they exit the AWG. Therefore, a packet entering the AWG inlet i
and destined to the output WDM channel j can not be transmitted using every color in the WDM channel,
but only using a subset which consist of the W=N wavelengths through which the packet can reach the
desired output channel, thus reducing the beneﬁts of channel grouping (when N and W are kept constant).
We would like to point out that the size W  W of the AWG is not a limiting factor for this node
architecture, since the current optical technology enables using optical ﬁbers supporting a number of
wavelengths much larger than the maximum size of an AWG. On the other hand if we are willing to fully
exploit the external number of wavelengths W in the internal node structure in case of a maximum size
W 0  W 0 of the AWG, with W 0  W, a multi-plane structure must be adopted.
In order to arrange a multi-plane structure, the key point is the wavelength splitting among planes, so that
the minimum spacing between adjacent wavelengths in a plane is compliant with the AWG requirements.
Let us suppose to use W wavelengths per channel with f spacing and to adopt W=jW=j AWGs with
channel spacing jf, where j is an integer. Then, the WDM channels should be split into j wavelengths
combs with jf spacing, whereas in the overall comb wavelengths are spaced by f. Fig. 10 represents10
this situation for j = 2. Furthermore, the used AWGs should be built in order to have f-spaced central
wavelengths.
IV. COMPLEXITY AND PERFORMANCE COMPARISON
In order to evaluate the three different switching structures, we will ﬁrst examine the packet loss
probability of a simpliﬁed network scenario, where an analytical model can easily be obtained. We will
later compare the complexity of the structures in terms of number of components, and ﬁnally their trafﬁc
performance under a more realistic trafﬁc assumption and a more complex conﬁguration will be analyzed.
A. Switching Capability
In order to perform a basic comparison among the switching capabilities of the the different structures,
the following assumptions are made:
 no input buffering is performed;
 packet length is constant, equal to the time-slot duration.
In this simple case, a packet is offered by each single wavelength channel with probability p in each time
slot, where p is the offered load per wavelength. We can easily derive an analytical model of the structure
(a) and (b) of switching matrices.
1) Structure (a): Let us deﬁne:
 (n;i;p) =
 
n
i
!
p
i (1   p)
n i :
The probability that exactly i packets are addressed to a tagged output channel is then
a(i) = 

NW;i;
p
N

:
If X denotes the number of packets addressed to the tagged output, the carried load per wavelength can
be expressed as
C =
1
W
"W 1 X
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i  Pr(X = i) + W  Pr(X  W)
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=
=
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ia(i) + W
 
1  
W 1 X
i=0
a(i)
!#
: (1)11
Since p represents the offered load per wavelength O, the loss probability is given by
PL = 1  
C
O
= 1  
C
p
: (2)
2) Structure (b): Let us deﬁne c(m;i) as the probability that i packets in m AWG inlets are addressed
to the tagged output port, with W=k or less packets per inlet:
c(m;i) =
8
> > > > > > > > > <
> > > > > > > > > :
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Once deﬁned the probability that more than W=k packet are addressed to the tagged output in a single
AWG inlet as
pb = 1  
W
k X
i=0


k;i;
p
N

;
the probability that the number of packets that can be routed to the desired output is exactly i , after
contention resolution in the multiplex stage, is expressed as
b(i) =
b
i
W=kc X
j=0
 NW
k
j
!
p
j
b c
NW
k
  j;i  
jW
k

:
Therefore, as seen for the original structure in (1)
C =
1
W
"W 1 X
i=1
ib(i) + W
 
1  
W 1 X
i=0
b(i)
!#
;
and the loss probability is given again by (2).
Packet loss probability of the proposed structures are now compared using the previous analytical
models for structures (a) and (b), whereas computer simulation has been used for structure (c). Figures
11 and 12 show the loss probability of the different switching matrices, when employing a single-plane
structure to switch 2 and 4 WDM channels, with 12 different wavelengths. This value of W has been
chosen because it enables us to compare the three structures with different parameters. No results were
plotted for k = 3 and k = 2, since in these cases k  W=k, and so the loss probability is the same as12
that of the structure (a). As it could easily be foreseen, the original structure outperforms the other two,
but it uses AWG with larger size.
The results in ﬁgure 13, where the different structures are compared with 8  8 AWGs, are far more
interesting. Again, only values of k such that k > W=k have been considered. It can be seen that structure
(c) behaves a little better than structure (a), whereas structure (b) leads to better performance for small
values of k. As k is increased, the loss probability grows and reaches that of structure (a) when k = 8.
Larger values of k lead to worse performance. It is interesting to note that structure (b) performs exactly
the same as structure (a) when k = 8. In the appendix it is shown that whenever k =
p
NW, the
performance of structure (b) is equal to that of structure (a) with W 0 = W=k.
B. Complexity
In table I the components needed to build a switching matrix with size NW NW are listed. Structure
(b) doesn’t seem to be cost-effective, since if NW=k2 > 1 the number of TWCs will grow quickly.
Structure (c) greatly reduces the costs but, as seen in section IV-A, it is not competitive with the original
structure when packet loss performance is evaluated. On the other hand, table II reports a cost comparison
of the different structures keeping constant the AWG size1. In this case, structure (c) doesn’t only behave
better than original (as was previously seen), but also reduces implementation costs.
C. Performance Results
We show now some trafﬁc performance results given by the different node architecture conﬁgurations
obtained through computer simulation. Packet interarrival has been modeled as a Poisson process with
negative exponential interarrival times. Based on measurement of real IP trafﬁc [7], the following packet
1Note that under this hypothesis structure (a) needs to be implemented in a multi-plane node.13
length distribution has been assumed:
8
> > > > > > > > <
> > > > > > > > :
p0 = P(L = 40 bytes) = 0:6
p1 = P(L = 576 bytes) = 0:25
p2 = P(L = 1500 bytes) = 0:15
In this trafﬁc model, the resulting average packet length is 393 bytes. Only structures (a) and (c) have
been examined now, considering the fact that the implementation of structure (b) brings to an increase
of complexity of the electronic controller. On the other hand, in order to implement structure (c), it is
only necessary to add a W  N table to the electronic controller, where each entry contains the W=N
wavelengths that can be used to route a packet from inlet i to output channel j. Moreover, this structure
reduces the complexity of the controller operations in each time slot, because W=N output wavelengths
per packet must be considered, rather than W.
Given the results of section IV-A, the two switching matrices are compared keeping constant the
AWG size. Figures 14 and 15 show a performance comparison for several values of the maximum buffer
depth Dmax. Structure (c) outperforms the original structure (a) and the improvement is as greater as the
maximum buffer depth is increased. This improvement is also much bigger as trafﬁc load is decreased.
The number of wavelengths per channel connected to every switching plane is a key parameter to
improve node performance, due to the channel grouping phenomenon, as was pointed out in [4] and [5].
In ﬁgure 16, different conﬁgurations with 32  32 AWGs are compared. It is shown that structure (c),
where the value of the G parameter is equal to 32, always gives better results.
V. CONCLUSIONS
In this work we have proposed and compared different architectures of the switching core for an IP
over WDM switching fabric. Starting from previous proposals of AWG-based optical switching node, it
has been shown how to arrange the switch core so as to perform the switching also in the wavelength
domain, by thus fully exploiting the AWG properties. Two different architectural solutions have been
examined and compared in terms of complexity and trafﬁc performance. The results are quite promising14
in that under reasonable assumptions on the offered IP trafﬁc, the simplest of the new proposed structures
outperforms the original one. Other issues will have to be addressed in the future such as the behavior of
this new structure when recirculation delay lines are added to obtain shared buffering, especially compared
to the results given in [5] for the original structure. Finally, it would be useful to compare the obtained
performance results with those given by available electronic routers; regrettably, due to immaturity of
current optical switching technology, a comparison between these the two scenarios is not feasible yet.
Consider, for example, that it is possible to equip electronic routers with Gigabytes of Random Access
Memory at relatively low costs, while eight meters of ﬁber are needed to provide the capacity necessary
to store just a single one-slot optical packet in the optical domain.
APPENDIX
Let us consider a switching matrix with structure (b) called Sb with parameters Nb, Wb, k =
p
NbWb,
with packet loss probability b, and a structure (a) called Sa with parameters Na = Nb and Wa = Wb=k =
q
Wb=Nb, with packet loss probability a. It can be easily shown that
a = b:
In structure Sb, after the multiplexing stage, up to Wb=k packets per inlet are feasible to enter the AWG
addressed to a tagged output. Being NbWb=k the number of AWG inlets, the total number of packets
which will request the tagged output channel will be upper bounded by
NbW 2
b
k2 =
NbW 2
b
NbWb
= Wb:
Therefore no contention happens in the AWG stage. Let us now examine the multiplexing stage. At each
multiplexer, up to k packets can contend for the tagged output, and only Wb=k packets will win contention.
This is the same situation that happens in the structure Sa, where up to NaWa packets contend for the
output and only Wa win, and
NaWa = Nb
s
Wb
Nb
=
q
NbWb = k15
Wa =
Wb
k
:
Hence, in Sb contention happens only in the multiplexing stage and this contention has the same
characteristics of contention at AWG stage in Sa. Therefore,
a = b:
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Fig. 11. Packet loss probability of different structures, with N = 2, W = 12.29
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Fig. 12. Packet loss probability of different structures, with N = 4, W = 12.30
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Fig. 13. Packet loss probability of different 8  8 AWGs.31
(a) (b) (c)
AWG size NW  NW NW=k  NW=k W  W
TWC 2NW NW + (NW=k)
2 NW
MUX / DEMUX size - / - k  1 / 1  k N  1 / -
MUX / DEMUX count - / - NW=k / NW=k W / -
TABLE I
COMPONENTS OF THE THREE STRUCTURES, KEEPING N AND W CONSTANT.32
(a) (b) - k = N (c)
AWG count N 1 1
TWC 2NW NW + W 2 NW
MUX / DEMUX size - N  1 / 1  N N  1/ -
MUX / DEMUX count - W / W W / -
TABLE II
COMPONENTS OF THE THREE STRUCTURES, KEEPING AWG SIZE CONSTANT.33
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Fig. 14. Packet loss probability of structures (a) and (c) with N = 2 and 8  8 AWGs, for different values of Dmax.34
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Fig. 15. Packet loss probability of structures (a) and (c) with N = 2 and 8  8 AWGs, for different values of Dmax.35
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Fig. 16. Packet loss probability of structures (a) and (c) with 32  32 AWGs, for different values of G.